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Abstract
The bulk-synchronous parallel (BSP) model provides a framework for writ-
ing parallel programs with predictable performance. An important class of
parallel hardware in modern high-performance systems are many-core copro-
cessors. These often have limited locally memory, and can not be targeted
by classic BSP programs. In this paper we extend the BSP model by intro-
ducing the notion of bulk-synchronous pseudo-streaming (BSPS) algorithms
that are able to run on many-core coprocessors. We generalize the BSP cost
function to these algorithms, so that it is possible to predict the running time
for programs targeting many-core accelerators and to identify possible bottle-
necks. To illustrate how to apply the novel framework, two simple examples
of BSPS algorithms are explored. To ensure the portability of BSPS soft-
ware, we propose a small number of additional primitives as an extension to
the BSPlib standard. We introduce a software library called Epiphany BSP
that implements the introduced concepts specifically for the Parallella devel-
opment board. Finally, experimental results are given for BSPS algorithms
on the Parallella board.
Keywords: Bulk-synchronous parallel, Streaming algorithm, Software
library, Parallel scientific computing, Many-core coprocessor
∗Corresponding author
Email address: j.buurlage@cwi.nl (Jan-Willem Buurlage)
Preprint submitted to Parallel Computing March 24, 2017
ar
X
iv
:1
60
8.
07
20
0v
2 
 [c
s.D
C]
  2
3 M
ar 
20
17
1. Introduction
The bulk-synchronous parallel (BSP) model, proposed by Valiant in 1989
[1], is a bridging model for parallel algorithms. The variant of the model we
describe here, and use in the remainder of this article, differs slightly from
the original model, and will form the basis of the new model that we pro-
pose. The BSP computer consists of p processors, assumed to be identical,
which each have access to their own local memory. There is also assumed
to be a communication network available which can be used by the different
processor to communicate with each other. There are bulk synchronizations
that ensure that all outstanding communication has been resolved. The time
of such a synchronization, the latency, is denoted by l. The communication
cost per data word is denoted by g. The parameters l and g are usually ex-
pressed in the number of floating-point operations (FLOPs), and are related
to wall time through the computation rate r of each individual processor
which is measured in floating-point operations per second (FLOPS). The
four parameters (p, g, l, r) define a BSP computer completely.
A BSP algorithm is structured in a number of supersteps. Each superstep
consists of a computation phase and a communication phase. It is assumed
that each processor can simultaneously send and receive data, and that there
are no congestion effects in the network, so that the cost of communication
is dominated by the maximum number of words sent or received by any
processor. At the end of each step a bulk synchronization is performed.
Each processor runs the same program, but on different data, which means
that BSP algorithms adher to the Single Program Multiple Data (SPMD)
paradigm.
Each BSP algorithm has an associated cost, which can be expressed com-
pletely using the parameters of a BSP computer. We denote by w
(s)
i the
amount of work, measured in FLOPs, performed by processor s in the ith
superstep. We denote by r
(s)
i the number of data words received, and with
t
(s)
i the number of data words transmitted by processor s in superstep i. Cen-
tral to the communication cost of a superstep is the concept of an h-relation,
which is defined as the maximum number of words transmitted or received
by any processor during the superstep, i.e. hi = max0≤s<p max{t(s)i , r(s)i }.
This leads naturally to the following cost, the BSP cost, of a BSP algorithm
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consisting of k supersteps:
T =
k−1∑
i=0
(
max
0≤s<p
w
(s)
i + g hi + l
)
.
Streaming algorithms are a class of algorithms that can be seen as pro-
cessing methods for sequential data under typically two constraints:
1. The computer executing the algorithm has limited (local) memory L
available – typically much less than the total size S of the input, i.e.
L S.
2. For each part of the input there is only a very limited amount of pro-
cessing time available (e.g. it is required that the processing should be
done in real-time).
Although the main ideas behind streaming algorithms have been studied
since the 1980s, the first formal discussion was given in a 1999 article by
Alon, Matias and Szegedy [2]. Many streaming algorithms, in particular
because of the second constraint, are massively parallel and often employ
randomized methods to provide an approximation (typically called a sketch)
of the answer. The input of a streaming algorithm takes the form of a stream
for which we will use the following definition:
Definition 1. A stream is an ordered and finite collection of n tokens, which
we write as
Σ = (σ1, . . . , σn).
Each token is a collection of data that fits in the predetermined local memory
size L of the machine processing the stream, i.e. the size satisfies |σi| ≤ L.
Many additional constraints can be put on streaming algorithms. For
example, they can be enforced to support data streams that can potentially
be unbounded in size, or the tokens to be processed are not guaranteed to be
presented in any predetermined order, or each token should be discarded or
archived after a single pass; see e.g. [3]. In particular, streaming algorithms
usually refer to algorithms which only use the input a constant number of
times, in many applications even only a single time.
Many-core coprocessors are a class of energy-efficient accelerators which
focus on massive parallelism. They differ from common multi-core processors
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found in most desktop computers and servers, by having a large number of
simpler processors that typically run at relatively low clock speeds. They can
be found in many modern HPC systems1. Because they are energy-efficient,
they are also well suited for use in embedded environments. Algorithms that
target these processors are closely related to streaming algorithms, since
the constraints that have to be put on the programs strongly resemble the
general setting of these algorithms. Furthermore, since the performance of a
single processor core is limited, they are optimized for explicit parallel code.
Examples of these many-core coprocessors include the Intel Xeon Phi family
[5], the Adapteva Epiphany processor [6], the Movidius Myriad 2 [7] the
Kalray MPPA processors [8], and many others.
We propose a streaming framework within the BSP model which allows
BSP algorithms to be generalized so that they can run on these many-core
coprocessors with predictable performance.
In the remainder of this article we will discuss this streaming extension to
BSP. In Section 2, we give a detailed description of this extension. In partic-
ular, we introduce the concept of a BSP accelerator and a bulk-synchronous
pseudo-streaming algorithm. In Section 3, we will give a number of examples
of algorithms that fit in this framework. In Section 4, we discuss the Paral-
lella, which is a small parallel computer that will serve as a hardware example
to which we can apply the theory that we we introduce in this article. In
Section 5, we discuss the Epiphany processor as a BSP accelerator. Finally,
In Section 6 we discuss experimental results for BSPS algorithms obtained
with the Parallella board.
2. Streaming extension to the BSP model
Compared to common multi-core processors, many-core coprocessors lack
coherent caches, and because of this it is very hard to scale to thousands
of processors. Instead, software uses the local memory of each core as a
partitoned global address space or as scratchpad memory. For explicit parallel
programs, the program can only act on the data loaded into the local memory,
and therefore an additional layer of software complexity is introduced that
1In the June 2016 TOP-500 supercomputer ranking [4], the number two supercomputer
Tianhe-2 uses Intel Xeon Phi coprocessors, while the fastest supercomputer in the world,
the Sunway TaihuLight, uses SW26010 many-core processors consisting of 256 cores
each.
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is, from the viewpoint of a computer programmer, traditionally handled by
the hardware. This layer deals with the data flow between the larger pool
of shared memory, and the local memory of each processor core. There
is a pressing need for a parallel programming model that can target these
systems, while being able to leverage existing algorithms. The approach we
take in this article is to use a combination of BSP programs and streaming
algorithms to handle this complexity.
BSP accelerator
We amend the notion of a BSP computer so that it describes more ac-
curately modern many-core hardware, by defining the BSP accelerator. In
a BSP accelerator, each processing element (in this context called a core)
has limited local memory L. In addition, each core has an asynchronous
connection to a shared external memory pool of size E  L. This type of
connection is commonly available for the many-core coprocessors that mo-
tivate this model. We capture the bandwidth to the external memory pool
with an additional parameter e, the inverse bandwidth to external memory,
which is defined in FLOPs per data word similar to g. A BSP accelerator is
completely defined by the parameter pack (p, r, g, l, e, L, E).
In streaming algorithms, both limited local memory as well as limited
processing time per data word are assumed. For a BSP accelerator, the
processing time need not be limited, but we assume that the local memory is
much less then the total input size. We are interested in streaming algorithms
not because we want an approximate answer efficiently, but because the
amount of local memory of each core of the coprocessor is only sufficient to
act on a small part of the input at once.
The input to the algorithms that run on a BSP accelerator is structured
into n streams Σ(i), indexed with 1 ≤ i ≤ n. These streams reside in external
memory, but can be opened by the cores so that they can stream data down
(read) and up (write) from/to a stream. These streams consist of a number
of tokens σ
(i)
j ∈ Σ(i), where 1 ≤ j ≤ |Σ(i)|, and each token fits in the local
memory of a core, i.e. |σ(i)j | < L.
The processing of tokens occurs in a bulk-synchronous manner, and is ex-
plained in more detail in the upcoming sections. The algorithms we describe
here will be written in a SPMD manner, and we assert the completion of the
current pass over a token for each processing core before moving on to the
next.
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Contrary to conventional streaming algorithms, where there is usually a
strict order in which the tokens are processed, we are allowed to revisit or
skip tokens at any given time. In particular we are free to reuse tokens an
arbitrary number of times, and furthermore we assume that we have random
access to the tokens within the stream, so that they can be processed in any
order. This is similar to media streaming where it is possible to seek within
a stream, allowing one to skip ahead, or revisit arbitrary parts of the audio
or video content. After terminology that is common in that context, we will
refer algorithms that run on BSP accelerators, which fit into a model that
will be described in detail in the next section, as bulk-synchronous pseudo-
streaming (BSPS) algorithms.
Hypersteps
At any given time, the BSP accelerator only has simultaneous access to
a limited number of tokens. To cope with this constraint in a systematic
manner, we structure the BSPS programs that run on BSP accelerator into
a number of hypersteps. A hyperstep consists of two operations; 1) an (or-
dinary) BSP program that is performed on the tokens that are currently
loaded into the cores, and 2) the fetching of tokens that will be used in the
next superstep. Although the computations on a core are limited to the
tokens that it has available in its local memory, it can communicate with
the other cores of the BSP accelerator. After such a step, there is a global
bulk-synchronization before every core moves on to the next hyperstep. This
ensures that each core has all the tokens required for the next hyperstep
available in its local memory. See also Figure 1. The data streams are pre-
pared by an external processing unit which we will call the host, and for our
purposes it is considered a black box.
Since we assume that there is an asynchronous communication mechanism
with the external memory pool, obtaining the tokens for the next hyperstep
(prefetching) can be done concurrently with the BSP program of the current
hyperstep. In practice, the next tokens are written to a local buffer so that
after a hyperstep the next hyperstep can be initiated as soon as possible.
This minimizes the down-time within hypersteps, and is reminiscent of cache
prefetching techniques. Note that prefetching data halves the effective local
memory size, since storage needs to be reserved for the buffer that holds the
next token.
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Figure 1: Structure of a hyperstep for p = 3 processors and n = 4 streams. A hyperstep
is a BSP program that is executed on the tokens currently loaded into the cores, together
with the concurrent reading of tokens for the next hypersteps. At the end of a hyperstep
each core waits until the tokens for the next hyperstep are loaded in for each core, and
optionally streams a token containing the results of the hyperstep back up to a stream.
Note that the time it takes to fetch the next token may very between cores. Because
the fetching of tokens, and the BSP program executed on the current tokens happens
concurrently, the total time taken for a hyperstep is dominated by the slowest of the two
operations.
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BSPS cost
Next we want to generalize the BSP cost, and define the BSPS program
consisting of H hypersteps. Each hyperstep 0 ≤ h < H has an associated
BSP program, with a BSP cost Th. In every hyperstep (except for the last,
which is a technicality we will ignore) the next tokens are prefetched from
the external memory E with inverse bandwidth e. In our discussion we will
set the size of a data word to be equal to the size of a floating point number.
We will therefore allow ourselves to write ‘float’ when talking about message
sizes and buffers. For simplicity we assume that the tokens of the ith stream
have constant size Ci, and furthermore we assume that the first tokens are
available for each core of the accelerator at the start of the program. The set
of indices of the active streams of core s, i.e. the streams from which tokens
are being read by the core, we will denote with Os. The BSPS cost of a
single hyperstep then corresponds to the maximum between the time spent
processing the current tokens, denoted by Th, and the time taken to fetch
the next tokens. This leads to a natural definition for the cost function of a
BSPS program:
T˜ =
H−1∑
h=0
max
(
Th, e max
0≤s<p
∑
i∈Os
Ci
)
. (1)
If fetching the next token takes more time than processing the current token,
then the running time of the hyperstep is bound by the memory bandwidth.
If this happens, we say that the hyperstep is bandwidth heavy. Otherwise we
say that the hyperstep is computation heavy.
The advantages of this pseudo-streaming paradigm for programming many-
core processors include:
• Streams and tokens guide algorithm designers and implementers to use
predictable and efficient access patterns when dealing with external
data.
• The resulting algorithms are amenable to precise run-time analysis.
• The model provides a simple way to describe and implement portable
parallel algorithms for many-core accelerators, and the library imple-
mentation we describe minimizes the necessary boilerplate.
We believe these advantages will ultimately lead to performant parallel algo-
rithms and programs that will run across a variety of modern platforms.
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Comparison with previous work
The main contribution of this paper is the new pseudo-streaming pro-
gramming model that provides a convenient and portable way to develop
algorithms for many-core accelerators. As we will show, a powerful feature
of this paradigm is that existing BSP algorithms can be reused within hy-
persteps of BSPS algorithms, so that the programmer often only needs to
worry about the communication with the shared external memory, for which
streaming algorithms and techniques can be employed. This powerful in-
terplay between streaming algorithms and BSP algorithms lead to elegant
implementations of algorithms for many-core coprocessors.
The main distinction between the classic BSP performance model and the
model we consider here, is the asynchronous fetching from external memory.
Extensions to the BSP model that specify parameters for the memory size
have already been studied before, see e.g. [9, 10]. In particular, there exists
an external memory extension to the BSP model, EM-BSP [11], and many
algorithms have been considered in this context [12]. In the EM-BSP model,
each core has a synchronous connection to secondary local memories. Instead,
we consider a single shared external memory pool, and algorithms optimized
for limited local memory. The performance model we describe here is similar
to the multi-memory BSP (MBSP) model [13], which supports multiple units
of external memory. Compared to MBSP, the BSPS model has a simplified
view of the accessible memory; since it only distuinguishes between external
and local memory, and has the important advantage of providing an explicit
programming model that is well adapted to modern many-core accelerators
and that can leverage ideas from BSP algorithms as well as from the large
body of streaming algorithms that exist.
Another recent development is Multi-BSP [14], introduced as a model
for writing portable parallel algorithms for general multi-core systems. The
Multi-BSP model uses a tree structure to represent the memory hierarchy of a
computer. In our view, this model is overly complicated for the architectures
that we target with this work, and the explicit asynchronous prefetching we
discuss can not be incorporated within the model.
Finally we note that although here we exclusively use BSP as our on-core
model for the parallel programs that run during a hyperstep, there is a lot
of flexibility in this choice, other on-core models can easily be incorporated
into the BSPS cost function. We mention for example D-BSP [15], which
allows for varying parameters between different clusters of cores, and which
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may become relevant as the on-core model as the number of cores on a single
chip increase.
3. Examples
In this section we will discuss two simple examples of algorithms that fit
into the framework we described. First we will discuss BSPS algorithms for
computing the inner-product of two vectors, and for performing the matrix
multiplication of two dense matrices.
We use the following functions, with their usual semantics, in the descrip-
tions of the algorithms:
σ ← read(Σ) read token σ from its stream
write(σ, Σ) write token σ to stream Σ
broadcast(a) send the value a to all other cores
sync perform a bulk-synchronization of all the cores
move(Σ, k) change the next token read off of Σ by k tokens.
3.1. Inner-product
As a simple example to illustrate the main BSPS concepts, we will first
consider the inner product of two vectors ~v, ~u ∈ RN of size N , and construct
a BSPS algorithm to compute
α = ~v · ~u =
N∑
i=1
viui.
Here, we assume that the total number of components vi that can be stored
at a single core is much smaller than the total size of the vector.
We begin by implicitly distributing the vectors over the processing cores
of our BSP accelerator. In this discussion we will use a cyclic distribution
of the vector so that vi and ui are assigned to the processor with index
s = i mod p. Next we partition the resulting data for the sth core, which we
will take as the streams Σ~vs and Σ
~u
s , into a number of tokens, each of which
will fit in a designated chunk of local memory with a certain token size C,
see also Figure 2.
Every core maintains a partial sum αs throughout the algorithm. We
consider each pair of tokens (both consisting of C vector components) and
compute locally the inner product of this subvector and add it to αs. After
10
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Figure 2: Here we depict the construction of the streams used in the inner-product prob-
lem. The stream shown here is Σ~v0, corresponding to the components of ~v assigned to the
first processor. We consider p = 3 processors in total. Each token consists of C = 2 vector
components, and the total stream size is |Σ~v0| = 4.
Input: Σ~vs = {σ~v1 , σ~v2 , . . . , σ~vn}, Σ~us = {σ~u1 , σ~u2 , . . . , σ~un}
Output: α = ~v · ~w
αs ← 0
for 1 ≤ i ≤ n do
σ~vi ← read(Σ~vs)
σ~ui ← read(Σ~us )
αs ← αs + σ~vi · σ~ui
broadcast(αs)
sync
α←∑p−1t=0 αt
Algorithm 1: Summary of the BSPS algorithm for computing the inner prod-
uct. After the completion of the algorithm every core of the accelerator will
have computed the value α = ~v · ~u. This value can then be communicated
back to the host.
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every token has been considered, the combined partial sums of all the cores
will be equal to the desired value for the inner product α. Note that we can
identify a token with a subvector, and we construct the streams for the two
vectors in a completely identical manner. We summarize the algorithm in
Algorithm 1.
Let us consider the BSPS cost of this algorithm. The total number of
hypersteps is equal to n = N
pC
. The last hyperstep is followed by an ordinary
superstep in which the sum of partial sums is computed, where each processor
sends and receives (p−1) data words. In each of these hypersteps we compute
an inner product between two vectors of size C, taking 2C time, and this
requires no communication. The total BSPS cost of this algorithm is:
Tinprod = n ·max{2C, 2C e}+ p+ (p− 1)g + l.
We see that if e > 1 then the hypersteps are bandwidth heavy, otherwise
they are computation heavy.
3.2. Dense matrix-matrix multiplication
The next algorithm we consider in this context is the product of two
dense matrices, which are too large to fit completely in the local memory of
the accelerator. The resulting algorithm will be an adaptation of Cannon’s
algorithm [16] which computes this product on a square grid of accelerator
cores.
Cannon’s algorithm
We first describe Cannon’s algorithm. We want to compute AB = C for
two matrices A and B, and assume we have N × N processors. We index
each processor core with a pair (s, t). The matrices A, B and C are split into
N ×N blocks of equal size (padding with zeros if necessary):
A =

A11 A12 . . . A1N
A21 A22 . . . A2N
...
...
. . .
...
AN1 AN2 . . . ANN
 ,
so that we can write for the resulting blocks of C:
Cij =
N∑
k=1
AikBkj 1 ≤ i, j ≤ N.
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We see that the resulting block Cij is the result of adding N terms, in each of
which a block of A and a block of B are multiplied. Since there are exactly
N×N blocks Cij, and N×N processors, it would be very natural to let each
processor compute exactly one of these sums in N steps. However there is
one immediate problem: many blocks of A and B are needed simultaneously
in the same step k, and we do not want to copy our blocks to every single
processor since we assume that there is finite storage, and therefore limited
room for duplication. Luckily, the sum above can be rearranged so that in
step k the processor requiring a specific block of A or B is unique, so that
we never require any data redundancies. After computing a term, the matrix
blocks that were used can be moved around to the processor that needs the
block next. We let the processor with index (s, t) compute the product:
As,1+(t+s+k−3) mod NB1+(s+t+k−3) mod N,t
in the kth step2. Next, we consider which processor needs the blocks of the
current step after a processor is done with it. In the (k + 1)th step, the
processor (s, t) needs the A block that was previously owned by processor
(1 + (s + t + k − 3 mod N), t) in the previous step, while the B block was
previously owned by (s, 1 + (s + t + k − 3 mod N)). In summary, we have
the following scheme:
1. Perform an initial distribution of the matrix blocks over the N × N
processors, sending Ai,j 7→ (i, 1 + ((i + j − 2) mod N)) and Bi,j 7→
(1 + ((i+ j − 2) mod N), j).
2. Let each processor compute the product of the two local matrix blocks
of A and B, adding the result to Cst.
3. Next each processor sends the matrix block of A to the right, i.e. to
processor (s, 1 + (t mod N)), and each matrix block of B down to pro-
cessor (1 + (s mod N), t). We repeat steps 2 and 3 a total number of
N times.
The resulting matrix product C will then be available distributed over the
processors. We wil refer to this algorithm in the program text as cannon.
2Note that the indices would be much more straightforward had we used 0-based indices
for our matrices, but we will stick with 1-based indices in this discussion for consistency.
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Multi-level Cannon’s algorithm
We will now generalize this algorithm to a BSPS variant. The method
we discuss here is similar to the one described in e.g. [17]. The distribution
scheme that we derived in the previous section will not suffice in general
for BSP accelerators, since for reasonably large matrices, dividing them into
N ×N blocks will not make them small enough so that they can be stored in
the local memory of the cores. Thus, we need to reduce these sub-problems
in size even further. We do this by subdividing the matrix in two levels.
The first level will no longer consist of N ×N blocks, but of M ×M blocks,
where M is taken suitably large. Each of these blocks will be divided further
in N × N blocks, which will be distributed over the cores in the method
described above.
For example A will now look like this:
A =

A11 A12 . . . A1M
A21 A22 . . . A2M
...
...
. . .
...
AM1 AM2 . . . AMM
 ,
where each outer block Aij is divided further as:
Aij =

(Aij)11 (Aij)12 . . . (Aij)1N
(Aij)21 (Aij)22 . . . (Aij)2N
...
...
. . .
...
(Aij)N1 (Aij)N2 . . . (Aij)NN
 .
In total we then have MN ×MN blocks. We can choose our value of M
such that the resulting smaller blocks (Aij)kl are small enough to fit in the
local memory of the cores. Let us now turn our attention to constructing
the streams. We will consider the M2 blocks of A in row-major order, and
the M2 blocks of B in column-major order. The blocks will form the tokens,
and will all be considered M times. In every hyperstep we will compute
the product of two blocks using Cannon’s algorithm introduced above. To
construct the stream, we will denote with e.g. (Aij)st the first inner block
that the processor (s, t) receives when computing a product involving the
outer block Aij. We define (Bij)st in a similar manner. We are now ready to
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define the streams:
ΣAst =(A11)st(A12)st . . . (A1M)st︸ ︷︷ ︸
 M times
(A21)st(A22)st . . . (A2M)st︸ ︷︷ ︸
 M times
. . . (AM1)st(AM2)st . . . (AMM)st︸ ︷︷ ︸
 M times
,
and
ΣBst =(B11)st(B21)st . . . (BM1)st(B12)st(B22)st
. . . (BM2)st(B13)st . . . (B1M)st(B2M)st . . . (BMM)st︸ ︷︷ ︸
 M times
.
Here, we indicate with  the order in which we consider the tokens, so that
M means that we will repeat looping over that particular section of blocks
M times before moving on to the next section of blocks. Note that each block
is only stored in the stream once. We will loop over groups of M blocks of A
a number of M times before moving to the next, while we simply loop over
the M2 blocks of B a total number of M times. After constructing these
streams, from the perspective of an accelerator we have to multiply the two
tokens, corresponding to the outer matrix blocks, given to us in each of the
M3 hypersteps. This is done by computing the product of the two blocks
with the general Cannon’s algorithm, which can now be applied since we
have chosen the outer blocks to be of small enough size. The result of this
product is added to the block Cij that is currently being computed. After
every M hypersteps we have completely computed one of the M2 blocks of
C, and we store the result in the external memory E.
Let us consider the BSPS cost of this algorithm. First we will derive
the BSP cost of Cannon’s algorithm. There are N supersteps in which we
compute the product of two inner blocks of size k × k ≡ n
NM
× n
NM
, which
takes 2k3 flops. Next we send and receive such an inner block consisting
of k2 words. Note that we do not send or receive such a block in the final
superstep, but for simplicity we will ignore this. The BSP cost equals:
Tcannon = N(2k
3 + k2g + l).
The number of values in a token, the token size C, is given by the number of
values in an inner block which is equal to k2. For simplicity, we will ignore
15
Input: ΣAst,Σ
B
st, M
Output: ΣCst.
for 1 ≤ i ≤M do
for 1 ≤ j ≤M do
σCij ← ~0
for 1 ≤ k ≤M do
σA ← read(ΣAst)
σB ← read(ΣBst)
cannon(σB, σB, σCij)
write(σCij ,Σ
C
st)
move(ΣAst,−M)
move(ΣBst,−M2)
Algorithm 2: Summary of the BSPS version of Cannon’s algorithm that runs
on core (s, t). Here, ~0 denotes an array of zeros.
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the costs of storing the resulting blocks. There are M3 hypersteps, so that
we can write for the BSPS cost of this algorithm:
T˜cannon = M
3(max(N(2k3 + 2k2g + l), 2k2e)), (2)
Alternatively, after substituting back k, we can write for the total cost:
T˜cannon = max
(
2
n3
N2
+
2Mn2
N
g +NM3l, 2
Mn2
N2
e
)
.
4. Streaming extension to BSPlib
In this section we propose a streaming extension to the BSPlib standard
[18]. This initial proposal targets simple streaming applications. The BSPlib
standard has been extended previously with high-performance primitives [19],
which we have adopted. In addition, we introduce a number of new primitives
that can be used to write BSPS programs. A BSPS program consists of a
host program that runs on the host, and a kernel that runs on the cores of
the accelerator. For a more detailed specification of these new primitives we
refer to the Epiphany BSP documentation [20], which is a software package
that provides implementations for the primitives introduced here.
The host of a BSP accelerator needs to be able to create streams of data.
To create a stream we have to specify respectively the total size, the size of
the tokens, and optionally it is possible to set the initial data of the stream.
void* bsp_stream_create(int stream_size , int token_size ,
const void* initial_data );
This is the only new primitive that is called from the host. The return
value is a pointer to a buffer for the data in the stream. Streams are given an
identifier stream id in order of creation, starting from index 0 and increasing
by one each time a stream is created. Inside a kernel program, streams can
be opened and closed using the following primitives:
int bsp_stream_open(bsp_stream* stream , int stream_id );
int bsp_stream_close(bsp_stream* stream );
Here, bsp stream is a C struct that holds the required information for a
stream.
Streams are shared between cores. Streams can only be opened if they
are not yet opened by another core. After opening a stream, tokens can be
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obtained from it. After closing the stream any core can open it again. The
return value is equal to the maximum size of a token in bytes.
Tokens can be moved down from open streams. Furthermore, data can
be streamed back up to the streams, i.e. the streams are mutable. For this
the following primitives are used:
int bsp_stream_move_down(bsp_stream* stream , void** buffer ,
int preload );
int bsp_stream_move_up(bsp_stream* stream , const void* data ,
int data_size , int wait_for_completion );
These functions return the size in bytes of the buffer that will hold the
next token. The location of this buffer is written to *buffer. The argument
preload should be set to either 0 or 1, this respectively disables, or enables
prefetching (see Section 2) the next token. The parameters of the second
function are self-explanatory.
It is possible to (re)use a token at different stages of your algorithm. A
cursor is maintained for each stream which corresponds to the next token
that should be obtained or written to. This cursor can be modified using the
following primitive:
void bsp_stream_seek(bsp_stream* stream , int delta_tokens );
Here delta tokens denotes the number of tokens the cursor should move,
relative to the current position. Note that this mechanism gives us random
access inside the streams.
5. The Epiphany processor as a BSP accelerator
The Parallella3 is a “credit card-sized computer” intended to make par-
allel programming accessible and open to a large community. It is similar
to other small-form computing platforms such as the popular Raspberry Pi4
and Arduino5.
The Parallella board has basic network capabilities and support for a
number of peripherals. There are two different processors available. The
3Parallella: a supercomputer for everyone. https://www.kickstarter.com/
projects/adapteva/parallella-a-supercomputer-for-everyone
4Rasberry Pi: a low cost, credit-card sized computer: https://www.raspberrypi.
org/
5Arduino: an open-source electronics platform https://www.arduino.cc/
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Figure 3: Overview of the Parallella memory. There are three kinds of memory: (A) 32 kB
local memory per core, (B) 32 MB of shared DRAM, (C) 1 GB of main DRAM. We also
give an indication of the relative speed of the different memory lanes that are available.
There is also a slow connection between the host and the local memory of each core which
we do not use and will therefore ignore.
host processor, which runs the (Linux) operating system, is a dual-core ARM
processor. The coprocessor on the Parallella board is based on the Epiphany
architecture which has 16 RISC (Reduced Instruction Set Computer) cores.
The Epiphany processor architecture [21] defines a square grid of cores of
size N×N . On the processor there is also a network-on-chip (NOC) present.
There is support for single-precision floating point operations. The chip
supports core-to-core communication on the processor with very low latency
(in the order of nanoseconds) and zero start-up costs. Besides the 16 core
Epiphany-III processor, there has also been a limited production of Parallella
boards with the Epiphany IV processor which has 64 cores. The Epiphany-V
coprocessor has recently been announced. Although it is not yet available, it
will have 1024 cores and has support for double-precision operations [22]. We
distinguish bewteen three layers of memory on the Parallella board. There
is 1GB of RAM available, which is split into two parts; The largest part is
exclusive to the host processor, and we will simply refer to it as RAM. A
relatively small section is shared between the host and the Epiphany, and
is called the DRAM (or dynamic memory). Finally, there is 32 kB of local
memory present at each core, which we will refer to as the SRAM (or static
memory). See Figure 3. An important feature is the availability of two
direct memory access (DMA) engines at each Epiphany core. These allow
for asynchronous reading and writing between Epiphany cores, and between
the (local memory of) Epiphany cores and the dynamic memory, and will play
an important role in our implementation of pseudo-streaming algorithms.
5.1. Epiphany BSP
We developed Epiphany BSP [20] (EBSP) as an implementation of the
BSPlib standard [18] on top of the Epiphany SDK provided for the Parallella.
It is released under the lesser GNU public license (LGPL). Other libraries and
technologies that are supported on the Parallella include MPI [17], OpenMP
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Table 1: The communication speeds to shared memory that were obtained from mea-
surements done during the development of Epiphany BSP. In the network state column
we indicate if a single core is reading/writing (free) or if all cores are reading/writing
simultaneously (contested). All the speeds are given per core.
Actor Network state Read Write
Core contested 8.3 MB/s 14.1 MB/s
free 8.9 MB/s 270 MB/s
DMA contested 11.0 MB/s 12.1 MB/s
free 80.0 MB/s 230 MB/s
[23], Erlang [24], and OpenCL [25].
A typical Epiphany BSP application consists of two separate programs.
The host program configures the application and prepares the data to be
processed by the Epiphany coprocessor. The kernel is a program that runs
on each of the Epiphany cores in a SPMD manner. All the communication
between Epiphany cores, and between the host and the coprocessor can be
done using the conventional BSP methods and syntax (e.g. buffered and
unbuffered writes or through message passing mechanisms). A major goal
of the development of EBSP is to allow current BSP programs to be run on
dual-processor hardware such as the Parallella with minimal modifications.
The Epiphany BSP library also provides many utilities to ease the de-
velopment of BSP applications for the Parallella board, such as timers, dy-
namic memory management and debugging capabilities. Finally, EBSP also
provides an extension to BSP to support streaming algorithms. We will
introduce and formalize this extension in the next section.
We will consider the Epiphany-III 16-core Microprocessor (E16G301) chip
that is found on the original Parallella board as a concrete example of a
BSP accelerator. As we mentioned when we introduced the Parallella in
Section 4, the Epiphany chip is connected to a portion of memory called the
DRAM which we will take as our external memory E, and each core comes
equipped with a DMA engine which gives us an asynchronous connection to
this memory pool. There are many possible communication paths between
the host, the Epiphany and the various kinds of memory. We are interested
in estimating as accurately as possible the inter-core communication speed
g, the latency l, and the read/write speed e from an Epiphany core to the
external memory using the DMA engine.
We summarize the results of a number of measurements of the memory
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Figure 4: Different read and write speeds from a single core to external-memory when the
network is free (no other cores are active). The horizontal axis shows the size of the data
that was being written or read and the vertical axis shows the speed in MB/s. Because
there is a small overhead associated with reading or writing to external memory the speeds
are slow for very small sizes. Burst refers to hardware support for faster memory writes
that is activated when consecutive 8-byte writes are performed. The non-burst writes are
to non-consective locations. A possible explanation for the jumps in the blue line (write +
burst) is that the burst mode gets interrupted after a specific number of bytes have been
written. The non-monotonic behaviour of the green line (write) is due to a buffering effect
of the Epiphany network mesh.
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speed of the Parallella that we performed in Table 1. In Figure 4 we show the
results of one particular such measurement, regarding the reading and writing
to external memory in a non-contested network state. From these results we
can estimate e. Note that there is a significant difference between the read
and write speeds when multiple cores are communicating with the external
memory at the same time. We will choose to use the most pessimistic number,
the read speed using the DMA engine from the external memory with a
contested network state, since we expect that all cores will simultaneously
be reading from the external memory during a hyperstep. We have found
experimentally that a core of the Epiphany-III chip is on average performs
the equivalent of one FLOP per 5 clock cycles in representative programs
implementing BSPS algorithms that are compiled using GCC 4.8.2. We
do note however that with hand-optimized assembly code as many as the
equivalent of two FLOPs per clock cycle can be performed when performing
multiplications and additions in succession, but we will not make use of this
to preserve generality, so that the values we present are valid for real world
BSPS algorithms implemented on top of Epiphany BSP. We then find that
the external inverse bandwidth for this platform is:
e ≈ (11 MB/s)−1 ≈ 43.4 FLOP/float,
where we used that an Epiphany core runs at a default frequency of 600 MHz.
Also we use single-precision floats which have a size of 4 bytes on this plat-
form. Note that from a practical perspective, this value for e is sometimes
prohibitively high, which means that we need to perform a large number of
FLOPs with every floating point number we obtain or the time of a hyper-
step will have the bandwidth as a bottleneck. This is an obvious limitation
of the Parallella board, and is specific to this computer. We note that this
high value for e is not a general property of the Epiphany chip (nor any
other BSP accelerator). For g and l we fit a linear function against the raw
measurements that were obtained for core-to-core writes for a varying num-
ber of bytes. We note that the Epiphany hardware is such that this specific
type of communication does not suffer from the large discrepancies between
simultaneous and non-simultaneous communication of multiple cores. After
compensating for overhead because of the hardware clock that was used to
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perform the measurements6, we obtain for the barrier time (the latency):
l ≈ 136 FLOP,
and for the inverse bandwidth of inter-core communication:
g ≈ 5.59 FLOP/float.
We note that this is an upper bound, because one can obtain a value of
g lower than 1 FLOP/float when using only optimized writes instead of
reads. Furthermore, the startup cost of inter-core communication is less
than one FLOP so the value of l is almost entirely due to the synchronization
mechanism and not due to starting up communication.
6. Experimental results
6.1. Cannon’s algorithm
We have implemented Cannon’s algorithm for dense matrix multiplica-
tion as discussed in Section 3 and measured the running time for different
parameters on the E16G301 chip found on the Parallella-16 micro-server with
the Zynq 7010 SOC. The benchmark, which is part of the Epiphany BSP li-
brary, was compiled with GCC 4.8.2 using the Epiphany SDK version 2016.3.
The results are shown in Figure 5. The BSPS cost function of the algorithm,
Equation 2, shows that the number of FLOPs required for computing the
multiplication does not depend on M (first term) but the communication
volume (second and third term) does scale with M . Indeed, we expect a
higher value of M , which results in a smaller block size, to give a higher
run time and this is in agreement with the results in Figure 5. The block
size should always be chosen as large as the limited amount of local memory
allows.
Equating the left and right hand side of Equation 2, and solving for k
using the values we have found for the Epiphany processor yields kequal ≈ 8.
Here, kequal corresponds to the boundary values for computation heavy and
communication heavy hypersteps. As shown by Figure 5 this corresponds
to the transition of communication heavy hypersteps to computation heavy
6Starting and stopping the hardware clock takes a specific, fixed number of clock cycles.
This offset has been subtracted from our measurements.
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Figure 5: Run time of Cannon’s algorithm on the Epiphany-III processor. The different
lines correspond to different sizes of the matrix, as indicated by the legends. We show the
value of k = nNM defined before, and the time in seconds that it took to run the algorithm.
The value for kequal is shown using a red, dashed vertical line.
hypersteps, and this is verified by our experiments. This shows that the
BSPS cost function is a good way to identify possible bottlenecks for a BSPS
algorithm, as well as being able to predict its running time.
7. Future work
There is still a wide range of algorithms in e.g. numerical linear algebra,
scientific computing or computational geometry that we have not considered
in this context but for which there exist efficient algorithms within the BSP
model. We have some preliminary work on sparse matrix vector multiplica-
tion and external sorting within the BSPS model.
Furthermore, there are many real-world applications to be explored. As
an example, we imagine applying the BSPS cost function to real-time video
processing, where a frame is analyzed in each hyperstep. Here we could
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require the hypersteps to be bandwidth heavy to ensure that we are able to
process the entire video feed in real-time.
While we focus on many-core coprocessors in this article, the same prin-
ciples hold for any type of hardware that has to process data that is too large
to fit in working memory. Therefore, these streaming algorithms may also
be applied in Big Data contexts.
Finally, it would be interesting to consider models in which there are dif-
ferent types of processing units, and to develop models that uses the BSP and
BSPS costs to distribute the work of a single algorithm in this heterogeneous
environment.
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